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Abstract -In recent years, crosstalk noise has emerged a serious implemented by switches inside switch boxes and connection
problem because more and more devices and wires have been boxes [1]. Connection boxes allow CLB pins to connect to
packed on electronic chips. As Integrated Circuits are migrated to tracks, and switch boxes are used to build connections of
more advanced technologies, it has become clear that crosstalk appropriate lengths from prefabricated wire segments along the
noise is the important phenomenon that must be taken into trak
account. Despite of being more immune to crosstalk noise than ac s.
their ASIC (Application Specific Integrated Circuit) An interconnect wire not only serves as a conductor of
counterparts, the dense interconnected structures of FPGAs electrons but also behaves as a parasitic resistor, capacitor, or
(Field Programmable Gate Arrays) invite more vulnerabilities an inductor [2]. Process variations and manufacturing defects
with crosstalk noise. Due to the lack of electrical detail concerning worsen this problem of noise and delay effects leading to
FPGA devices it is quite difficult to test the faults affected by unexpected unpredictability and increase in coupling
crosstalk noise. This paper proposes a new approach for detecting capacitances and mutual inductances between interconnects
the effects such as glitches and delays in transition that are due to [3]. Because of the present dense interconnect structure in
crosstalk noise in FPGAs. This approach is similar to the BIST FPGAs; coupling capacitance dominates result in crosstalk(Built-in Self Test) technique in that it incorporates the test
-r
pattern generator to generate the test vectors and the analyzer to noise in this migh cusen hbor swit nets
analyze the crosstalk faults without any overhead for testing. (aggressors) to introduce noise pulses to their quiet neighbors(victims), resulting in a functional failure if the noise-induced
Index- Crosstalk noise, FPGA, Test Pattern Generator, Wire incorrect value is latched. As Crosstalk noise in FPGAs has
under Test (WUT). become a serious problem, this paper proposes a new approach
similar to the BIST technique to detect crosstalk faults among
interconnects in FPGAs.
I. Introduction This paper is organized as follows; Section 2 describes the
nature of capacitive crosstalk, and Section 3 reviews the
previous work that has been done on techniques used to detectAs Integrated Circuits continue to migrate to more advanced cosakniei PA n rstl euto ehius
technologies, crosstalk noise due to inter-wire capacitance of ction opse a newand crosstalk reduchon techniques.
FPGA has become a critical concern for electronic designers aecture a ses a new version of
due to the following factors: (1) interconnect scaling in one irconnect rng ctfon . Finally Se 6econue
dimension, (2) continuous reduction in a device feature size, terpaper.
and (3) an increase in the domination of interconnect the paper
capacitance to the total interconnect capacitance [1]. Crosstalk
noise occurs when a change in voltage on one trace causes a
corresponding change in voltage on a nearby trace. If the II. Nature of capacitive crosstalk
affected trace (victim) is a global signal such as a clock or reset
then the induced pulse might cause the circuit to incorrectly Crosstalk in FPGAs is mainly due to coupling capacitance
change the state, which in effect would manifest it into a coming from the physical adjacency between nets, possibly
functional error or change the switching time of the victim. A introducing noise pulses and delay variations on the quiet
large switching time may lead to critical timing failures. neighbors (victims). The effects of crosstalk can be modeled
In recent years, FPGAs have become popular design fabrics by an increase or decrease in the wiring capacitance of the
because of their faster time-to-market, reprogrammability, low victim net, which has a significant effect on the delay of a net
non-recurring engineering costs, and easy debugging. A [4]. Coupling between a pair of interconnects can result in two
typical FPGA structure is composed of Configurable Logic different crosstalk effects: a glitch, or a delayed transition,
Blocks (CLBs), I/O blocks, and programmable interconnects, depending on the nature of the signal transitions in
Each CLB consists of one or more basic logic elements (BLEs) interconnects as shown in Fig. 1(a) and 1(b), respectively [5,6].
each of which contains a look-up table (LUT), a flip-flop, and The glitches due to crosstalk noise may be either positive or
a multiplexer. The interconnect programmability is
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negative on the quiet neighbors, and the delay transition may the wire spacing proves effective. However, for the
be either rise time delay transition or fall time delay transition. architectures in which wires decide the total area, the wire
In addition to these effects, damped oscillations may be spacing technique is ineffective. The other commonly used
imposed on the top of a glitch. However, if the damping is technique is power or ground shielding [1]. In this technique
large enough to alter the state of the circuit, then the the VDD or GND track between two signal wires is placed to
oscillations can be approximated as either a glitch or a delayed eliminate the effects of neighbors switching on the victim
transition [5]. As far as FPGAs are concerned the effect of explicitly. Shielding is not as effective in improving the timing
crosstalk noise among interconnects is more observable as a as is wire spacing with the same area overhead. The advantage
delay variation (i.e., significant effect on delay of the net) or of shielding is that it provides a good delay prediction, which
spurious transition [4]. introduces more confidence to noise control. This technique is
mostly used for long lines crossing the entire FPGA structure
and also for some dedicated interconnects such as clock and
0 0 0 0 reset. The authors in [1] stated that on long parallel wires,
crosstalk-induced delay can be easily accumulated and should
Aggressor Aggressor be avoided. They proposed a new switch box design such that
long parallel wires are reduced. In this paper's new approach
of detecting crosstalk effects in FPGA, preference is given to
Coupling capacitancel testing the interconnect wires before they hit a switch box. In
-apacitance [4], a crosstalk-aware router is proposed, which is the
X_ o X \0 enhancement of the Versatile Place and Route [VPR] timing
victim victim router by assuming a simple model, in which crosstalk
between two traces is modeled by a change in the effective(a) Glitch (b) Delayed Transition
Fig 1. Effects of crosstalk capacitance seen by both traces. The VPR timing router is
This paper proposes a novel FPGA crosstalk test enhanced by modifying the cost function which specifies the
architecture to detect the crosstalk effects such as positive and complexity of routing process and timing model optimized for
negative glitches, as well as the rise and fall time delays the delay that may be induced due to crosstalk [7]. The work in
among the interconnects in FPGAs. [8] proposes a new approach for crosstalk reduction through
area routing using multiple possible connections between two
points that are to be connected in this approach the crosstalk
effects between the interconnects are avoided by routing the
III. Previous work segments in various layers either as L-shaped or as Z-shaped
where the L-shape or Z-shape indicates the direction of the
The major difficulties in testing the FPGA system for faults routes. In [9], an online testing of non-logical faults such as
induced due to crosstalk noise are mainly a result of the almost crosstalk faults is proposed using an N-bit two rail code
complete absence of electrical detailing concerning an FPGA checker and functional block based on a finite state machine.
device. Crosstalk can become a real problem in two This, however, limits the detection of crosstalk faults to the
conditions: (1) If an aggressor switches at a specific time faults in CLBs. The functional block consists of N-basic cells,
window with respect to the transition of a victim so as to have each connected to a monitored interconnect line and able to
a significant effect on a victim's transition, called temporal concurrently detect an undesired transition of the monitored
correlation; (2) If an aggressor switches in an opposite or same line [9, 10]. The work in [11] presents an iterative logic array
direction with respect to a victim's transition [1]. Most of the (ILA) method of finding delay faults among interconnects
previous work on crosstalk noise in FPGAs is focused on the wherein the FPGA under test is configured to have one or
crosstalk-induced delay, developing routing algorithms for more independent iterative logic arrays, on each of which
crosstalk reduction for the applications that are eventually propagates a signal transition. An ILA is a series of logic
downloaded onto the FPGAs. blocks and the associated interconnects under test. Considering
Among the techniques currently used for minimizing the crosstalk noise in FPGA devices the detection of
crosstalk effects are efforts to explore ways to reduce interconnects that may be affected by the crosstalk noise
capacitive coupling. Coupling capacitance can be dramatically should be done at the manufacturing level. Based on this
reduced if the spacing between the adjacent wires is increased. fashion, the newly proposed test architecture can be connected
A reduction in the total loading capacitance can also be in a scan chain fashion.
obtained by the wire spacing technique wherein the circuit's
timing and power characteristics can be improved as well. The
reduction of coupling capacitance will be directly converted IV. FPGA Crosstalk noise detection
into the reduction in delay variation due to crosstalk. The
effectiveness of the wire spacing technique depends on the Considering all the factors resulting in an increase in
available routing space in an FPGA. If the total area of an coupling capacitance among interconnects in an FPGA, this
FPGA structure is decided by the transistors, and if the extra paper proposes a novel test architecture for the detection of
spacing between wires does not cause any area penalty, then
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crosstalk-affected interconnects at the manufacturing level.
The proposed approach concentrates mainly on MOTP The victim interconnects may be either at static high or static
(Manufacturing oriented testing procedure) of FPGA, where low logic values, which may be affected by the transition of
the FPGA device is tested for the crosstalk noise irrespective the aggressors. PgO, Pgl and NgO, Ngl are positive and
of the application that is being downloaded onto the device. negative glitches, respectively. Rs and Fs are rising and falling
The proposed approach is based on the Maximum Aggressor skews in the victim line. PgO is the glitch that occurs on the
Fault model, wherein among the bunch of interconnects one victim line at static low values due to the transition in the
interconnect is a victim and all other interconnects are aggressors from 'O' to '1'. Pgl is a glitch that may be
aggressors. The Maximum Aggressor Fault Model is a high- obtained on the victim line, which is static high due to
level representation of all physical defects and process transition in the aggressors from 'O' to '1', and similarly NgO,
variations that lead to crosstalk errors such as positive Ngl are the glitches on the victim line with the aggressors
glitches, negative glitches, and delays in transitions [5]. This transitioning from '1' to '0'. Based on this model of different
study's main objective is to develop a technique similar to crosstalk effects new test architecture is proposed to detect the
BIST to detect the crosstalk faults among interconnects in an crosstalk noise among FPGA interconnects.
FPGA device by connecting the CLBs of an FPGA in a scan
chain fashion based on the boundary scan architecture [3]. As A. The Test Architecture
the cross-coupling of interconnects mainly results in effects A careful observation of Fig. 2 shows that the victim line
such as glitches, or delayed transition, this study concentrates undergoes transition for every two clock cycles, whereas the
on detecting these effects among the interconnect structure in aggressors undergo transition for every clock cycle. Based on
FPGA devices. An interconnect can act either as a victim or an this, a test pattern generator is obtained by configuring each
aggressor. Efficiency of detecting the crosstalk noise depends CLB at the source side of the wire under test (WUT). This
on the test vectors being applied on the interconnects because CLB is configured with the test architecture as shown in Fig. 3.
the test pattern generator, which generates the test patterns, To evaluate the presence or absence of crosstalk effects as
cannot be a regular counter for detecting the effects due to stimulated by the test pattern generator on the source side of
crosstalk, as the usage of a regular counter leads to a the WUT, present a new block called an "analyzer" is
computationally expensive approach. Fig. 2 shows an example presented at the destination side of the WUT. The CLBs on the
of interconnect system in which the transitions can detect the destination side of the concerned WUT are configured with the
glitches, rise time, and fall time delay transitions due to the architecture of the analyzer as shown in Fig. 4.
crosstalk noise in an interconnect system. The test architecture for the test pattern generator shown in
As shown in Fig. 2, the second interconnect line is assumed Fig. 3 is configured in the CLBs at interconnects input sides.
to be a victim, and the other lines act as aggressors. This is The test pattern generator is controlled by two external primary
shown as an example and the test pattern generator in our inputs, SE (Shift Enable), and CT (Crosstalk). For the input SE
design generates all the patterns assuming that each at logic'O', the initial vectors for the test pattern generator are
interconnect can act as a victim and the same interconnect can scanned in. To shift the vectors among the CLBs in the scan-
act as an aggressor for other interconnects. chain logic '1' is applied at pin SE. Flip-flop FF1 stores the
victim-select data which indicate the line that is to be assumed
\IIII as a victim in a bunch of interconnects. The AND gate controls000000 111111 the transitions on the victim interconnects and aggressor
interconnects based on the victim select data and other input
RPgO pnNglpm CT. Flip-flop FF2 stores the initial vectors that are scannedin before the actual testing procedure begins. Flip-flop FF3 is
used to delay the transitions in interconnects that are assumed
it101111 > r 010000 X to be victims to two clock cycles based on the observations
from Fig. 2. The multiplexer at the output of FF3 is used to set
the frequency of the clock in flip-flop FF2 depending on the
l < Rs output from the AND gate (i.e., depending on the interconnect
line whether it is assumed to be a victim or as an aggressor).
010000 The output of the flip-flop FF2, Q, is connected to the
101111 interconnect wire under test (WUT) and the other output of
flip-flop FF2, is fed back to one of the inputs of the
gi
_multiplexer followed by the FF1.
% K NgO O
V <~111 The primlary inputs SE and CT control the overall operation of
010000 ~~~~the test pattern generator. The testing procedure starts with the
Fig. 2. Test vectors generated by Test victim select data scanned into FFl1 from the external inputs.
Pattern Generator Assuming a six-interconnects system and considering the
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second interconnect as a victim net appropriate test patterns are
generated as shown in Fig. 2. After the generation of test
patterns for the second victim line, the line rotates with one-hot
encoded data obtained by just scanning in a '0'. For example,
if the second line is a victim, the victim select datum is
"010000"; for the third interconnect to be a victim, '0' is next
scanned in to shift the victim select data one position to the CLB
right as "001000". In this manner all the interconnect lines in a N in
bunch are assumed to be a victim at least once. scanl
As shown from Fig. 2 aggressors transition once every clock chain
cycle whereas victim undergoes transition once for every two plr
clock cycles. This is achieved with a simple AND gate
controlled by the victim select data from FF1 and the
,, ,,, . .s rT^\ T £ -1 - - 9 '1 ~~~~~~~~~~~~~~~~Clockcrosstalk- enabled primary input (CT). If the output of the Aalyzer
AND gate is '1', then the data in FF2 are complemented for
every two clock cycles, if it is 'O' then the data in FF2 are Fig 4 Block diagram of Analyzer
complemented for every clock cycle. This is the main The analyzer shown in Fig. 4 mainly consists of a simple
requirement for the test pattern generator in which the victim XOR gate for which one of the inputs is from the
line undergoes transition for every two clock cycles and interconnects under test and the other input is from the local
.aggressor undergoes transition for every clock cycle test generator, which generates the same test patterns as that of
to nex CLBin the original pattern generator. However, the local test
inpiAt scan chain generator is delayed by placing the basic inverters "inv". The
(infiail vedor)|C ~iaI ~iecto||t>| r) I Inumber of inverters that should be placed depends on theI > > I t1~~~~~~~~~~~t wt>utg
specifications of the wire delay of the type of interconnects
TI' Al. - I | ffff2 t 1that are under test. The output of the XOR gate is given to flip-
r
0 0||@III 2 @ | I I flop FF. If the output of the FF is '1' then it indicates thatIr Ivi WUT is affected by the crosstalk. The output of the flip-flop
previ T Ifrom the analyzer is connected to the next CLB configured
with same architecture shown in Fig. 4 to form a scan chain;
i.e., all the outputs of flip-flops from CLBs at the destination
side ofWUTs are connected as a scan chain.
CT4 | C. Overall Test Architecture| F3r | The overall testing procedure is done for horizontal parallel
wires and vertical parallel wires in an FPGA. The testing is
mainly done for long parallel running wires before they hit a
switch box where the crosstalk can easily accumulate. The
Test pattern generator clock overall test architecture for a set of six horizontal interconnectsclock
~~~is shown in Fig. 5 as an example. The pattern generators in
Fig. 3. Test Pattern Generator of one cell (CLB) in scanchain Fig. 5at sd ofmWUTse teC configFig. 5 at the source side of WUTs are the CLBs configured
nof test patters only the initial vectors are to with architecture as shown in Fig. 3 and the analyzers at the
For thanned into and the rest of the pattemsare generationdestination side of the WUTs are the CLBs configured withbe scann into FF2 the rest the patterns are generated arh cuessow inFg4.Atedsiainsdef
by the pattern generator itself. This structure is configured in a
scan chain for all the CLBs that are connected to the WUTs WUTs the output of the flip-flops from the CLBs configured
and the scan procedure is enabled by the input pin SE. The with the architecture in Fig. 4 is connected in a scan-chain
n a e of tfashion, and the output of the scan-chain is directly fed to the
vts00advantandofthis"11111" gneedatorbe scatonned iniiant primary output pin of the FPGA. After the testing procedure is
rmiigtsvectors wand"II beg I"neratobed byannedtheandthestin done, data from the output pins of the FPGA should be stored
remarhitcture. vectors will be generated by the testing in a parameter file and the routing procedure should use the
afchiterthe.g o parameter file for any application that is to be routed in the
FPGA. If a particular interconnect is affected by crosstalk thenassuming that one of interconnects in a bunch is a victim, a '0'
u Ife particulr interconnect isafossal theis scanned into FF1 to change the victim, and the procedure
.. . I I ,_ '.11I 1- - . , -,I routing the given application by modifying the routing costrepeats
~ ~'.Asepand.h Lsa h etnto ieo h function conversely, shielding (inserting VDD or GNDWUTs are configured with the test architecture called the bewe ths.winlwrs a edn o hs
"analyzer" as shown in Fig. 4 itroncs
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Primary input the nets to be routed to tracks that have led to bad routing
of FPGA solutions in the past. The present congestion cost indicates the
if congestion cost of using the segment for a given application. In
Ccthtetpafi CLB coi nad the routing procedure, if the parameter file indicates that a
PIth= i ½ particular interconnect line is affected due to crosstalk noise,
then a penalty function (which indicates an increase in the cost
of routing a segment) is added to the original cost function.
Using the new approach that is proposed for detection of
CLBcofittpadCLBworfith e acrosstalk noise the cost function for routing the nets in an
FPGA can be modified as follows:
Cost (i) = Crit*delay(i)±+(I-Crit)*b(i)*h(i)*p(i)+Penalty (2)
Where Penalty = 0 if i # j
with test pattem 1,with an* n
Penalty Z (1- Crit)*b(j)*h(i)*p(j) if i =j (3)j=O
ir T | | T |In these equations, 'j' is the track number or segment from a
CLB coriged CLB coried
withtest pattem _ | wevit.h aparameter file obtained after a testing procedure and 'n' is the
number of times that particular segment appears in a parameter
file.
l, r This study draws the following important conclusionsfrom equation 3 that for interconnects affected by the crosstalkICLB corfied IICLBcor[FlpdI
withtestpattern wlith ana z rnoise, the base cost and the present congestion cost of the
segment will be increased with the penalty function. This
increases the cost of routing particular segment. Using this
Primary vital information, the route which carries more probability of
CLB corfind |CLB coFied Output pin being affected by crosstalk may be avoided for the application
with test pattem with anatter of FP GA by the routing algorithm (maze routing algorithm), which
gemata Fl | Fessentially depends on the cost function.
Fig 5. Overall Test architecture for set of interconnects
VI. Conclusion
V. Modified Cost Function This paper proposed a new framework for detecting
crosstalk noise among interconnects in FPGAs where the
The maze-routing algorithm can be used for routing the nets testing is done irrespective of the intended application. The
in an FPGA [7]. In the maze-routing algorithm, the fitness of proposed framework presents test architectures for the CLBs to
any segment that might be added to the net is evaluated using be configured at the source and destination side of WUTs to
the cost function. The cost function is used to obtain the most detect the effects of crosstalk noise. The main advantage of the
appropriate path between the CLBs to be connected among all approach is that the testing architecture includes crosstalk
the possible paths. effects such as positive and negative glitches on the victim
The parameters are defined as follows: interconnects along with delays in transition. An improved
Cost (i) Cost for routing a particular segment i version of the existing cost function for routing in FPGAs is
Crit Criticality of the currently routed net also presented, which simultaneously incorporates the
Delay (i) = Elmore delay of the segment i crosstalk noise effects such as glitches and delays in the same
b (i) = Base cost of using segment i expression. The data from a parameter file (described in
h (i) = Historical congestion cost of using segment i section V) are used to modify the cost function for routing any
p (i) = Present congestion cost of using segment i application on an FPGA such that it is unaffected by crosstalk
noise. The information obtained from the parameter file can be
The cost function is defined as used by the application configuring process so that the routing
can be done with minimal crosstalk effects. The experimental
Cost (i)=Crit*delay(i)±(l-Crit)*b(i)*h(i)*p(i) (1) results for the proposed approach to detect crosstalk noise
effects in FPGAs are yet to be observed. In future work, this
The criticality of a net is close to 1 if the net is close to the testing procedure will be correlated to the BIST technique
critical path of the circuit [4]. The Base cost is the basic cost of usually used to find logical or interconnect faults in FPGAs in
using a resource. The historical congestion cost is to prevent a way that the same technique can be used to detect stuck-at
faults along with crosstalk faults.
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